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A 128× 128 120 dB 15 μs latency asynchronous temporal
contrast vision sensor
Abstract
This paper describes a 128 times 128 pixel CMOS vision sensor. Each pixel independently and in
continuous time quantizes local relative intensity changes to generate spike events. These events appear
at the output of the sensor as an asynchronous stream of digital pixel addresses. These address-events
signify scene reflectance change and have sub-millisecond timing precision. The output data rate
depends on the dynamic content of the scene and is typically orders of magnitude lower than those of
conventional frame-based imagers. By combining an active continuous-time front-end logarithmic
photoreceptor with a self-timed switched-capacitor differencing circuit, the sensor achieves an array
mismatch of 2.1% in relative intensity event threshold and a pixel bandwidth of 3 kHz under 1 klux
scene illumination. Dynamic range is > 120 dB and chip power consumption is 23 mW. Event latency
shows weak light dependency with a minimum of 15 mus at > 1 klux pixel illumination. The sensor is
built in a 0.35 mum 4M2P process. It has 40times40 mum2 pixels with 9.4% fill factor. By providing
high pixel bandwidth, wide dynamic range, and precisely timed sparse digital output, this silicon retina
provides an attractive combination of characteristics for low-latency dynamic vision under uncontrolled
illumination with low post-processing requirements.
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A 128 128 120 dB 15 s Latency Asynchronous
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Abstract—This paper describes a 128 128 pixel CMOS vision
sensor. Each pixel independently and in continuous time quantizes
local relative intensity changes to generate spike events. These
events appear at the output of the sensor as an asynchronous
stream of digital pixel addresses. These address-events signify
scene reflectance change and have sub-millisecond timing pre-
cision. The output data rate depends on the dynamic content
of the scene and is typically orders of magnitude lower than
those of conventional frame-based imagers. By combining an
active continuous-time front-end logarithmic photoreceptor with
a self-timed switched-capacitor differencing circuit, the sensor
achieves an array mismatch of 2.1% in relative intensity event
threshold and a pixel bandwidth of 3 kHz under 1 klux scene
illumination. Dynamic range is 120 dB and chip power con-
sumption is 23 mW. Event latency shows weak light dependency
with a minimum of 15 s at 1 klux pixel illumination. The
sensor is built in a 0.35 m 4M2P process. It has 40 40 m2
pixels with 9.4% fill factor. By providing high pixel bandwidth,
wide dynamic range, and precisely timed sparse digital output, this
silicon retina provides an attractive combination of characteristics
for low-latency dynamic vision under uncontrolled illumination
with low post-processing requirements.
Index Terms—Address-event representation (AER), asyn-
chronous vision sensor, high-speed imaging, image sensors,
machine vision, neural network hardware, neuromorphic circuit,
robot vision systems, visual system, wide dynamic range imaging.
I. INTRODUCTION
THE notion of a “frame” of video data has become soembedded in machine vision that it is usually taken for
granted. This is natural given that frame-based devices have
been dominant from the days of drum scanners and videcon
tubes to today’s CCDs and CMOS imagers. There are unde-
niable advantages to frame-based imagers: They have small
simple pixels, leading to high resolution, large fill factor, and
low imager cost. The output format is well understood and is
the basis for many years of research in machine vision.
On the other hand, frame-based architectures carry hidden
costs because they are based on a series of snapshots taken at a
constant rate. The pixels are sampled repetitively even if their
values are unchanged. Short-latency vision problems require
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high frame rate and produce massive output data (e.g., 1 GB/s
from 352 288 pixels at 10 kFPS in [1]). Pixel bandwidth is lim-
ited to half of the frame rate, and reducing the output to a man-
ageable rate by using region-of-interest readout usually requires
complex control strategies. Dynamic range is typically limited
by the identical pixel gain, the finite pixel capacity for integrated
photocharge, and the identical integration time. For machine vi-
sion in uncontrolled environments with natural lighting, limited
dynamic range and bandwidth can compromise performance.
In this paper, we elaborate on [2] to describe a vision sensor
whose pixels respond asynchronously to relative changes in
intensity. The sensor output is an asynchronous stream of pixel
address-events (AEs) that directly encode scene reflectance
changes, thus reducing data redundancy while preserving
precise timing information. These properties are achieved
by abandoning the frame principle and modeling three key
properties of biological vision: its sparse, event-based output,
its representation of relative luminance change (thus directly
encoding scene reflectance change), and its rectification of
positive and negative signals into separate output channels.
The proposed device improves on prior frame-based temporal
difference detection imagers (e.g., [3]) by asynchronously re-
sponding to temporal contrast rather than absolute illumination,
and on prior event-based imagers because they either do not
reduce redundancy at all [4], reduce only spatial redundancy
[5], have large fixed pattern noise (FPN), slow response, and
limited dynamic range [6], or have low contrast sensitivity
[7]. The prototype sensor has already been used successfully
for various applications: high-speed robotic target tracking
[8], traffic data acquisition [9], [10], and in internal work for
tracking particle motion in fluid dynamics, tracking the wings
of fruitflies, eye-tracking, and stereo vision based on temporal
correlation.
The rest of this paper is organized as follows. After a review
of the asynchronous communication protocol and of prior work,
Section II describes the vision sensor design. Section III shows
characterization results. Section IV concludes the paper.
A. Address-Event Representation
The basic idea of an asynchronous vision sensor is that the
output is in the form of address-events (AEs, encoding the
-address of the pixel in the array) that are generated locally
by the pixels. Pixels individually quantize the analog vision
signal, usually after local gain control and spatial–temporal
redundancy reduction. The output is thus in the form of an
address-event representation (AER). This architecture arises
from a merging of biology—where there are many parallel
nerve fibers carrying continuous-time digital impulses—with
0018-9200/$25.00 © 2008 IEEE
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TABLE I
COMPARISON OF TMPDIFF128 WITH OTHER DEVICES. PIXEL SIZE IS GIVEN BOTH IN LAMBDA (THE SCALING PARAMETER) AND m UNITS.
POWER CONSUMPTION IS AT CHIP LEVEL, NOT BOARD OR SYSTEM LEVEL. MISMATCH IS COMPLEX;
THE SINGLE METRIC REPORTED HERE IS NOT FULLY DESCRIPTIVE IN SOME CASES
silicon technology, which has the capability of building
high-speed asynchronous digital buses [11].
B. Prior Work
The field of AER sensors is largely unexplored. Table I quan-
titatively compares our device with some existing AER vision
sensors. The main obstacles to advancement have been unfamil-
iarity with asynchronous logic and very poor uniformity of pixel
response characteristics. Industry is unfamiliar with non-frame-
based vision sensors and understandably wary of large pixels
with relatively small fill factors.
The first AER vision sensor was built by Mahowald and Mead
[12]. This silicon retina incorporated adaptive photoreceptors,
a spatial smoothing network, and self-timed communication. It
was a demonstration device that was unusable for any real world
task.
Zaghoul and Boahen [13] incorporated both sustained and
transient types of cells with adaptive spatial and temporal fil-
tering. This design comes closest to capturing key adaptive fea-
tures of biological retinas. It is achieved by the use of small-
transistor log-domain circuits that are tightly coupled spatially
by diffuser networks. However, this circuit design style led to
large mismatch: the pixel firing rates vary by a standard de-
viation of 1–2 decades and more than half the pixels do not
spike at all for stimuli with 50% contrast. In addition, the use
of a passive phototransistor current-gain mechanism limits the
dynamic range to about 2.5 decades and leads to a small band-
width, particularly at low illumination. This chip was intended
as a model of biology more than as a practical device.
The group at CSEM Neuchatel [5] presented a device that is
closest to being dual in functionality to the one reported here
in that its output encodes spatial rather than temporal contrast:
After a global frame integration period, this device transmits
events in the order of high-to-low spatial contrast. Thus,
readout can be aborted early if limited processing time is avail-
able without losing information about high-contrast features.
Each contrast event is followed by another event that encodes
gradient orientation. This device has low 2% contrast mismatch
and a large 6 decade dynamic range. They are presently in
commercial development for automotive applications [14]. The
main limitation of this architecture is that it does not reduce
temporal redundancy (compute temporal derivatives), and its
temporal resolution is limited to the frame rate.
Etienne-Cumming’s group reported a temporal change
threshold detection imager [3], which modifies the traditional
active pixel sensor (APS) CMOS pixel so that it can detect a
quantized absolute change in illumination. This synchronous
device stores the addresses of pixels that signal change in a
FIFO, making a new type of synchronous AER sensor. It has
the big advantage that it offers a normal APS mode with small
NMOS-only pixels, but the disadvantages of limited 2.5 decade
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dynamic range and absolute—rather than relative—illumina-
tion-change threshold, meaning that the single threshold is only
useful when the scene illumination is very uniform. It is also
frame based, so the event times are quantized to the limited
global sample rate.
Culurciello and Andreou [15] reported several imaging sen-
sors that use AER to communicate the pixel intensity, either by
inter-event interval or mean frequency. They have the advan-
tage of relatively small pixel size, but the big disadvantage that
the bus bandwidth is allocated according to the local scene lu-
minance. Because there is no reset mechanism and because the
event interval directly encodes intensity, a dark pixel can take a
long time to emit an event, and a single highlight in the scene
can saturate the bus.
Other recent developments include the time-to-first-spike
(TTFS) imager [16] and the time-based imager [17] from
Harris’s group, a foveated AER vision sensor [18] from
Häfliger’s group a spatial-contrast AER retina [19] with
in-pixel digitally programmed offset current calibration from
Linares-Barranco’s group, and a double line sensor based on
the pixel reported here [20].
Kramer et al. [7], [21] reported the predecessors to the chip
described here. The problem with these devices that led to the
present development is mismatch in the transistor feedback el-
ements, which makes it difficult to set a low contrast threshold
across a large array. In addition, the leakage current in the
feedback element results in a significantly non-zero corner
frequency, i.e., the devices could not be adjusted to respond to
very slow changes.
II. VISION SENSOR DESIGN
This section will describe the vision sensor design, starting
with the pixel and then more briefly describing the rest of the
chip design.
A. Pixel Design
The objective for this pixel design was to achieve low mis-
match, wide dynamic range, and low latency in a reasonable
pixel area. We met these challenges with a fast logarithmic pho-
toreceptor circuit, a differencing circuit that amplifies changes
with high precision, and cheap two-transistor comparators.
Fig. 1(a) shows how these three components are connected.
The photoreceptor circuit has the desirable properties that it
automatically controls individual pixel gain (by its logarithmic
response) while at the same time responding quickly to changes
in illumination. The drawback of this photoreceptor circuit is
that transistor threshold variation causes substantial DC mis-
match between pixels, necessitating calibration when this output
is used directly [22], [23].
The DC mismatch is removed by balancing the output of the
differencing circuit to a reset level after the generation of an
event. The gain of the change amplification is determined by
the well-matched capacitor ratio . The effect of inevitable
comparator mismatch is reduced by the precise gain of the dif-
ferencing circuit.
Fig. 1. (a) Abstracted pixel schematic. (b) Principle of operation. In (a), the
inverters are symbols for single-ended inverting amplifiers.
Because the differencing circuit removes DC and due to the
logarithmic conversion in the photoreceptor, the pixel is sensi-
tive to temporal contrast , which we define as
(1)
where is the photocurrent. (The units of do not affect
). Fig. 2(b) illustrates the principle of operation of the
pixel. In the rest of this section, we will consider in detail the
operation of these component parts of the pixel circuit (Fig. 2).
The photoreceptor circuit comprises a photodiode whose
photocurrent is sourced by a saturated NMOS transistor .
The gate of is connected to the output of an inverting
amplifier ( , , ) whose input is connected to the
photodiode. This well-known transimpedance configuration
(see, e.g., [24]) converts the photocurrent logarithmically into
a voltage and also holds the photodiode clamped at a virtual
ground. The bandwidth of the photoreceptor is extended by the
factor of the loop gain in comparison to a passive logarithmic
photoreceptor circuit. This extended bandwidth is beneficial for
high-speed applications, especially in low lighting conditions.
Additionally, this photoreceptor circuit includes the option
of adaptive biasing. Using a fraction of the low-pass-filtered
sum of the photocurrents of all pixels to directly generate the
bias voltage for [25] can reduce power consumption and
maintain a constant resonance (constant quality factor ) of
the photoreceptor.
The photoreceptor output is buffered with a source fol-
lower to to isolate the sensitive photoreceptor from the rapid
transients in the differencing circuit. The source follower drives
the capacitive input of the differencing circuit. The following
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Fig. 2. Complete pixel circuit. (a) Transistor-level pixel schematic corresponding to the abstract schematic in Fig. 1(a). (b) Asynchronous logic circuits of the pixel.
Transistor W/L (m/m) and capacitor values are as follows:M 2/2,M 1.6/5.6,M 2/1.2,M 2/1.2,M 1.2/1.2,M =M 0.4/0.35,M =M =M
1.5/3.2, M 1.2/2.2, M 1.2/2.4, other M are 0.4/0.6. C = 467 fF, C = 24 fF, C = 32 fF. Using nominal bias currents, the gain of the photoreceptor
feedforward amplifier using the cascode is about 500 and the open loop gain of the differencing amplifier and comparators is about 400.
capacitive-feedback inverting amplifier is balanced with a reset
switch that shorts its input and output together, resulting in a
reset voltage level.
A direct relation between temporal contrast and
is given by
(2)
where is the differencing circuit gain, is the
thermal voltage, and is the subthreshold slope factor of tran-
sistor .
The comparators ( , , , ) compare
the output of the inverting amplifier against global thresholds
that are offset from the reset voltage to detect increasing and
decreasing changes. If the input of a comparator overcomes its
threshold, an ON or OFF event is generated.
Replacing in (2) by comparator input thresholds
and and solving for yields the threshold positive and
negative temporal contrasts and that trigger ON or OFF
events
(3)
(4)
where is the ON threshold and is the
OFF threshold; note that these equations take into account that
is 2 and is 2 .
The threshold temporal contrast has dimensions of
(intensity) and is hereafter called contrast threshold. For
smoothly varying temporal contrasts, the rate of generated ON
and OFF events can be approximated with
(5)
The ON and OFF events are communicated to the periphery
by the circuits in Fig. 2(b) that implement the 4-phase AE
handshaking with the peripheral AE circuits shown in Fig. 3(a).
The row and column ON and OFF request signals (RR, CRON,
CROFF) are generated individually, while the acknowledge
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signals (RA, CA) are shared. They can be shared because the
pixel makes either an ON or OFF event, never both simultane-
ously. The row signals RR and RA are shared by pixels along
rows and the signals CRON, CROFF, and CA are shared along
columns. The signals RR, CRON, and CROFF are pulled high
by statically biased pFET row and column pull-ups. When
either the ON or OFF comparator changes state from its reset
condition, the communication cycle starts. The communication
cycle ends by turning on the reset transistor , which removes
the pixel request.
resets the pixel circuit by balancing the differencing cir-
cuit. also has the important function of enabling an ad-
justable refractory period [implemented by the starved NAND
gate consisting of , , and , Fig. 2(b)], during
which the pixel cannot generate another event. This refractory
period limits the maximum firing rate of individual pixels to pre-
vent small groups of pixels from taking the entire bus capacity.
Charge injection by the balance switch is nominally iden-
tical across pixels, and is minimized by using a programmable
(Section II-C) low overhead switch drive at rGND. Transistor
is an additional reset switch that can be externally accessed
using a shift register at the top of the array on an arbitrarily
selected set of columns, including the entire chip if desired. It
serves to hold the selected pixels in reset, preventing them from
accessing the bus. By holding part of the chip in reset, bus ca-
pacity and post-processing costs can be optimally assigned to
regions of interest. Multi-line configurations provide additional
functionality such as precision measurements of object veloci-
ties or trajectory angles by correlating AER streams from two
(or more) parallel pixel lines.
B. Address–Event Interface
The pixels are embedded in the array and handshake asyn-
chronously with the peripheral circuits [Fig. 3(a)]. Pixels have
an -address and, in addition, they communicate the type of
event (ON or OFF). The chip output is a 15-bit digital address
that has the 7-bit and addresses and an ON/OFF polarity bit.
Tri-state output latches allow the chip to share a common com-
munication bus.
The AER communication circuits losslessly transmit all
events. In the jargon of AER, we use “arbitrated word-parallel
non-greedy” AER circuits. “Arbitrated” means that pixel events
are queued and wait their turn for access to the shared bus.
“Word parallel” means that our -address is communicated
in parallel, and “non-greedy” means that the arbitration ensures
that a row or column that is serviced by the arbiter is guaranteed
not to be serviced again before all other rows and columns that
have registered requests have been serviced. Our circuits are
based on the ones described in [26] but have been modified to
be non-greedy like the ones described in [27] and [28]. The
timing of the different AER signals is shown in Fig. 3(b).
C. Programmable Bias Generator
In order to take the vision sensor into the field and to supply
it to users, we discovered from experience with earlier silicon
Fig. 3. Block level view of the pixel array embedded in the AER communi-
cation periphery. (a) Block diagram. (b) Timing for a communication cycle for
a single ON event. Dependencies and conditions for the self-timed communi-
cation are indicated. Delays are non-deterministic internal propagation delays
except between REQ and ACK which is determined by the external data-re-
ceiver (post-processor).
[29] that it is crucial to make the device process and tempera-
ture insensitive. Therefore, for this chip we developed and inte-
grated programmable bias generators [30]. These circuits allow
building a system with a fully digital interface without any sen-
sitive external analog components. The fabricated bias current
generator has 6 decades of overall current range. The generated
currents provide constant behavior, enabling wide tempera-
ture range operation of the sensor. Twelve biases can be loaded
over the serial interface in less than 1 ms. The integrated pro-
grammable bias generator opens the possibility of varying the
biases according to desired functionality and dynamically under
feedback control, like the automatic gain control loop used in
image sensors.
D. Layout
The chip has been fabricated in a standard 0.35 m four-metal
two-poly (4M2P) bulk CMOS process which has about 100
times the photodiode dark current of an optimized image sensor
process. Fig. 4(a) shows the imager die, while Fig. 4(b) shows a
close-up of a quad of pixels. Most of the chip area is pixel array;
the peripheral AER circuits and bias generator occupy only 5%
of the area. The photodiode (PD) is drawn with bare n-well. The
Authorized licensed use limited to: MAIN LIBRARY UNIVERSITY OF ZURICH. Downloaded on March 8, 2009 at 15:19 from IEEE Xplore.  Restrictions apply.
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Fig. 4. (a) Die photo of the 0.35 m 4M2P process chip. (b) Pixel layout is
quad-mirror-symmetric with photodiode (PD) and analog and digital parts of
the pixel. Most of the rest of the pixel is occupied by capacitance.
metal cut over the PD overlaps the n-well edge slightly to pro-
tect nFETs from parasitic photocurrent.
E. Interfacing to External Devices
The vision sensor can be directly interfaced to other AER
components that use the same word-parallel protocol (this
sensor is part of the CAVIAR multi-chip AER vision system
[31]) or can be readily adapted to other AER protocols using
simple commodity logic circuits. Our latest implementation
(Fig. 5) streams time-stamped address-events to a host PC
over a high-speed USB2.0 interface based on the Cypress
FX2LP. On the host side, there is considerable complexity in
acquiring, rendering, and processing the non-uniformly-dis-
tributed, asynchronous retina events in real time on a hardware
single-threaded platform like most PCs. We developed an in-
frastructure consisting of several hundred Java classes in order
to capture retina events, monitor them in real time, control
the on-chip bias generators, and process the retina events for
applications [32].
III. CHARACTERIZATION
Here we discuss characterization of the most important
aspects of device operation: uniformity, dynamic range, pixel
bandwidth, latency, and latency jitter.
Fig. 5. Present implementation of the TMPDIFF128 camera system with
USB2.0 interface. (a) Vision sensor system. (b) Schematic view of the USB
hardware and software interface. The vision sensor (TMPDIFF128) sends AEs
to the USB interface, which also captures time-stamps from a free-running
counter running at 100 kHz that shares the same 16-bit bus. These time-stamped
events are buffered by the USB FIFOs to be sent to the Host PC. The PC also
buffers the data in USB driver FIFOs, “unwraps” the 16-bit time-stamps to
32-bit values, and offers this data to other threads for further processing. The
same USB chip also uses a serial interface to control the vision sensor biases.
Flash memory on the USB chip stores persistent bias values.
A. Uniformity of Response
For standard CMOS image sensors, the FPN characterizes
the uniformity of response. For this vision sensor, the equiv-
alent measure is the pixel-to-pixel variation in the contrast
threshold , which was introduced in Section II-A. depends
on the settings of the comparator thresholds and is due to
pixel-to-pixel mismatch. We define contrast threshold mismatch
as follows:
standard deviation of threshold (6)
The dominant source of mismatch is expected to be found in
the relative mismatch between differencing circuit reset level
and comparator thresholds because: 1) device mismatch for
transistors is in the order of 30% while capacitor mismatch
is only in the order of 1%; 2) the amplifiers are simple two
transistor devices without offset compensation; 3) the front-end
steady-state mismatch is eliminated by differencing; and 4) gain
mismatch (kappa mismatch) in the front-end is expected to be
in the order of 1%.
To measure the variation in event threshold, we use a black
bar with linear gradient edges (reducing effects of the refractory
period) which are moved at constant projected speed of about
1 pixel/10 ms through the visual field of the sensor. To quantify
the pixel mismatch we counted events over a sequence of 40
stimulus presentations. Fig. 6 shows a histogram of events per
pixel per stimulus edge for six different threshold settings.
We can measure the threshold mismatch from the width of
these distributions combined with the known stimulus contrast
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Fig. 6. Distributions in the number of events recorded per pass of the bar for
40 repetitions of the 15:1 contrast bar sweeping over the array, e.g., for the
highest threshold setting there are an average of 4.5 ON and 4.5 OFF events
per ON and OFF edge.
Fig. 7. Standard deviation of measured contrast threshold in % change of illu-
mination plotted as a function of contrast threshold in lnI units. The line shows
predicted threshold mismatch for 10 mV relative comparator mismatch.
of 15:1. Assuming an event threshold , (with
the ON and OFF thresholds, here assumed identical), and a
threshold variation , we can compute (7) in that an edge of
log contrast will make events:
(7)
From (7), we can compute expressions (8) for and :
(8)
is measured from the stimulus; and are measured from
the histograms. Fig. 7 plots versus . The solid line shows the
analytically predicted mismatch [(3) and (4)] of 2.1% assuming
a 10 mV relative mismatch in the comparator thresholds. For
low (10%–40% illumination change), lies between 2% and
2.5% (mean of 2.1%). For higher , increases, suggesting
that gain mismatch starts to become important.
Temporal contrast resolution is reduced for large temporal
contrasts (e.g., fast moving, strong headlights of a car in
nighttime) because of the refractory period. Fast, high-contrast
stimuli produce fewer events than the idealized model given
above.
Fig. 8. Illustration of vision sensor dynamic range capabilities. (a) His-
togrammed output from the vision sensor viewing an Edmund density step
chart with illumination ratio of 135:1 (a shadow was cast to create this illumina-
tion step). (b) The same scene as photographed by a Nikon 995 digital camera
to expose the two halves of the scene. (Adapted from [2] and [32]). (c) Moving
black text on white background under 3/4 moon (<0.1 lux) illumination
(180 ms, 8000 events).
B. Dynamic Range
The vision sensor wide dynamic range [illustrated in
Fig. 8(a)–(c)] arises from the logarithmic compression in
the front-end photoreceptor circuit and the local event-based
quantization. We define the dynamic range as the ratio of max-
imum to minimum scene illumination at which events can be
generated by high contrast stimuli. Photodiode dark current of
4 fA at room temperature (inferred from the global photodiode
node, Fig. 2) limits the lower end of the range. Events are
generated reliably and reproducibly down to less than 0.1 lux
scene illumination using a fast f/1.2 lens [Fig. 8(c)]. At this
illumination level, the signal (photocurrent induced by photons
from the scene) is only a small fraction of the noise (back-
ground dark current). Operation at this low signal-to-noise ratio
is only possible because the low threshold mismatch allows
setting a low threshold. The sensor also operates up to bright
sunlight scene illumination of 100 klux; thus, the achieved
dynamic range amounts to at least 6 decades, or 120 dB. The
full dynamic range can appear within a scene and will still be
resolved by the sensor. The vision sensor is fully usable for
typical scene contrast under nighttime street lighting of a few
lux. The dynamic range is halved approximately every 8 C
increase in temperature. Using a low-leakage imager process
would increase the dynamic range by a factor of 100.
C. Pixel Bandwidth
At low illumination, the photoreceptor bandwidth is propor-
tional to photocurrent because the bandwidth is determined by
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Fig. 9. Event transfer function from a single pixel in response to sinusoidal
LED stimulation. Chip bias settings were held constant for all measurements
and were optimized for maximum bandwidth with stability over the entire illu-
mination range. (a) Model circuit. (b) Theoretical linear transfer functions based
on (a) in which  is varied over 8 decades while  is held constant; these
curves show the same response characteristics as the measured results. (c) Mea-
surement setup. (d) Measured responses; curves are labeled with decade atten-
uation from bare LED with an unattenuated luminance of about 300 nit using
a 6 mm f/1.2 lens. Data were collected from a single pixel over the duration
of 10 s; then the number of events was divided by the stimulation frequency
times the collection duration, leading to an average number of events per stim-
ulation cycle. The inset shows programmed bias pixel bias currents. (e) Single
pixel frequency response for two photoreceptor amplifierM bias currents to
demonstrate control of bandwidth. (f) Events produced at very low stimulus
frequencies. The BG curve is computed from measured 40 mHz background
activity rate.
Fig. 10. Sensor latency and latency jitter (error bars) versus illumination in
response to a 30% step increase of single pixel illumination. (a) Measurement
of repeated single event responses to the step; jitter is shown by the error bars.
(b) Results with two bias settings as a function of pixel illuminance.
the RC time constant formed by the photodiode parasitic ca-
pacitance and the resistance of the feedback transistor source
[24]. Because this subthreshold conductance is proportional to
photocurrent, the bandwidth is proportional to photocurrent at
low intensities. At higher photocurrents, the feedback amplifier
pole contributes to a second-order resonant response that can be
modeled by the circuit shown in Fig. 9(a), resulting in transfer
functions that vary with photocurrent as shown in Fig. 9(b). In
the present implementation, the bandwidth is increased by using
active feedback by a factor of about 15 compared to a passive
logarithmic photoreceptor.
The bias current values we typically use for a wide range of
lighting limit the maximum event frequency response to about
3 kHz. Fig. 9(c) shows the setup for measuring this transfer func-
tion, and Fig. 9(d) shows the measured temporal “event transfer
function” for four different DC illumination levels. Each curve
shows the average number of events (ON and OFF combined)
generated per complete sinusoidal cycle of LED modulation. At
low illumination ( 3 dec) the transfer function shows the char-
acteristic of a first-order low-pass filter. At higher illumination
( 2 dec) there is resonant peaking. At the highest illumination
levels ( 1 and 0 dec), the measured single pixel bandwidth is
about 3 kHz. Bandwidth can be increased more, but only if in-
stability is tolerated for low illumination.
Fig. 9(e) shows that we can use the amplifier bias current
to adjust bandwidth. Increasing the current in by a factor
of about 100 (from 100 pA to 11 nA) increases bandwidth by
only about 50 , probably because the amplifier starts to enter
moderate-inversion operation.
The reset switch junction leakage produces background ON
events. These only become significant at extremely low frequen-
cies. Fig. 9(f) shows events per stimulus cycle for very low stim-
ulus frequencies between 5 mHz and 10 Hz. The pixel under test
has an average background ON-event rate of 40 mHz (one back-
ground event every 25 seconds) at room temperature. The BG
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Fig. 11. Shows images taken under natural lighting conditions with either object or camera motion. These are rendered as contrast (gray scale represents recon-
structed gray scale change), grayscale-time (event time as shown as grayscale, black = young, gray = old, white = no event), or 3-D space time.
curve shows how this background activity would affect mea-
surement of very low frequencies. In the case of complete ab-
sence of reset switch junction leakage, the usable frequency
range appears to practically extend down to DC. The uncorre-
lated background events are easily filtered away at the applica-
tion level.
D. Latency and Latency Jitter
A basic prediction from Section III-C is that the latency
should increase when we decrease the illumination level, and
the increase should be proportional to reciprocal illumination.
The latency was measured using a low-contrast (30%) peri-
odic 10 Hz step stimulus at variable DC luminance (Fig. 10).
The thresholds were set to produce exactly one event of each
polarity per stimulus cycle. The overall latency is plotted
versus stimulus chip illuminance for two sets of measurements,
one at the nominal biases, the other at higher current levels
for the photoreceptor and source follower biases
(Fig. 2). The plots show the measured latency and the 1-sigma
response jitter. The dashed lines show a reciprocal (1st) and
reciprocal-square-root (2nd) relationship between latency and
illumination.
The most interesting aspects of this data are the following:
1) the minimum latency is only 15 s, representing an effective
single pixel bandwidth of about 66 kHz; 2) the latency is a soft
function of photocurrent; only at very low illuminance is the la-
tency reciprocal with illuminance, and with nominal biases the
latency changes only a factor of 4 over 3 decades of photocur-
rent; 3) at the nominal biases that we generally use, the latency
is still only 4 ms at the lowest illuminance of a few lux; and
4) the jitter in the step response is a small fraction of the la-
tency regardless of illuminance. The latency only changes very
slowly with illuminance for the nominal biases because other
mechanisms besides photoreceptor bandwidth limit the latency.
In summary, this vision sensor’s low latency makes it attractive
for real-time control systems.
E. Example Data
Fig. 11 shows example image data from the vision sensor.
We rendered the dynamic properties by using grayscale or 3-D
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to show the time axis. The “Faces” image was collected in-
doors at night with illumination from a 15W fluorescent desk
lamp. The “Driving Scene” was collected outdoors under day-
light from a position on a car dashboard. The “Juggling Event
Time” image shows the event times as grayscale while one of
the authors juggles three balls under indoor daylight illumina-
tion. The “Rotating Dot” panel shows the events generated by a
black dot drawn on a white disk rotating at 200 revolutions per
second under indoor fluorescent office illumination of 300 lux.
The events are rendered both in space–time over 10 ms and
as a briefer snapshot image spanning 300 s. The “Eye” image
shows events from a moving eye under indoor illumination. The
“Highway Overpass” images show events produced by cars on
a highway viewed from an overpass in late afternoon lighting,
on the left displayed as ON and OFF events and on the right as
relative time during the snapshot. This data was collected with
similar digital bias settings from a variety of individual chips.
IV. SUMMARY AND DISCUSSION
The main achievement of this work is the implementation
of a high-quality frame-free transient vision sensor that repre-
sents a concrete step towards solving vision problems in the
event-based, data-driven, redundancy-reducing style of compu-
tation that underlies the power of biological vision. This sensor
responds to relative changes in intensity, discarding most illu-
minant information, leaving precisely timed information about
object and image motion. This information is useful for dynamic
vision problems.
The pixel design uses a novel combination of continuous and
discrete time operation, where the timing is self-generated. The
use of self-timed switched capacitor architecture leads to well-
matched pixel response properties and fast, wide dynamic range
operation. We developed new techniques for characterizing this
sensor, including metrics for matching, for pixel bandwidth, and
for pixel latency. We characterized the sensor for these metrics
over wide illumination range.
Table I shows the key performance metrics and compares
them with other work. The vision sensor achieves wide dynamic
range ( 120 dB), low latency (15 s), low power consump-
tion (23 mW), and low mismatch (2.1% contrast). The vision
sensor also integrates a programmable bias generator that al-
lows temperature-independent and process-independent opera-
tion. We use this programmability for dynamic control of oper-
ating parameters.
The main areas that could benefit from improvement are as
follows. The AER bus bandwidth limits high-speed imaging for
“busy” scenes. The chip should be built in a low-leakage imager
process. The bias generator should be modified to reduce its
power consumption and to allow for smaller bias currents in
order to limit bandwidth when desired. An integrated means
for measuring average scene brightness would be beneficial for
automatic bias control. It remains to be seen how much lack of
any DC response hinders application.
Applications areas for this vision sensor include high-speed
low-bandwidth imaging, surveillance and traffic monitoring
under uncontrolled lighting conditions, wireless sensor net-
works, industrial vision for manufacturing or inspection,
autonomous navigation systems (e.g., lane finding, flying vehi-
cles), human interface devices (e.g., eye-trackers), and visual
prosthetics. The processing of this vision sensor’s output for
vision is beyond the scope of this paper [8]–[10], [32].
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